We investigated the electronic properties of ZnO/CdS/CIGS /Mo/SLG polycrystalline thinfilm solar cells with compositions ranging from Cu-rich to In(Ga)-rich by deep-level transient spectroscopy (DLTS) and capacitance-voltage (C-V) measurements. This compositional change represents the evolution of the film during growth by the 3-stage process. Two sets (four samples each) of CIGS thin films were prepared with Ga/(In+Ga) ratios of ~0.3 (low Ga) and ~0.6 (high Ga). The Cu/(In+Ga) ratio ranges from 1.24 (Cu-rich) to 0.88 (In(Ga)-rich). The films were treated with NaCN to remove the Cu 2-x Se phase where needed. Key results include: (1) For lowGa devices, DLTS data show that acceptor-like traps dominate in samples where CIGS grains do not go through the Cu-rich to In(Ga)-rich transition, whereas donor-like traps dominate in In(Ga)-rich samples. Therefore, we see a clear transformation of defects from acceptor-like to donor-like traps. The activation energies of these traps range from 0.12 to 0.63 eV. We also observed that NaCN treatment eliminates a deep minority trap in the In(Ga)-rich devices, (2) For high-Ga devices, only majority-carrier traps were detected. These traps again range from shallow to deep, (3) The carrier concentration around the junction and the density of traps decrease as the CIGS becomes more In(Ga)-rich.
INTRODUCTION
Cu(In,Ga)Se 2 (CIGS)-based polycrystalline thin-film solar cells are promising for photovoltaic applications. The highest conversion efficiency for small laboratory devices is 19.2% [1] . The four elements of this multinary polycrystalline film can be alloyed to form different CIGS phases as dictated by the pseudo-binary CIS phase diagram [2] . Even though this multiplicity makes the material complicated, CIGS nevertheless tolerates defects and impurities by self-adjusting its chemistry and microstructure. In our laboratory, we are investigating the thin-film growth mechanisms using our so-called "3-stage process" as influenced by the specific dynamics of this process. The electronic properties of thin-film Cu x In 1-y Ga y Se 2 devices made from films as they transition from Cu-rich to In(Ga)-rich, and for different Ga contents (i.e., different y values), are the subject of this work. Devices made from these films were analyzed using deep-level transient spectroscopy (DLTS) and capacitance-voltage measurements (C-V).
The phase and microstructure evolution of Cu(In,Ga)Se 2 from Cu-rich to In(Ga)-rich with the addition of Cu has been discussed in our previous publications (e.g. ref. [3] ).
For comparison of our results with previous studies, see references [4, 5] .
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EXPERIMENTAL
The CIGS thin films were deposited on Mo-coated soda lime glass substrates by physical vapor deposition in a multisource bell jar system using the three-stage process (see Figure 1) . In this process, a precursor of (In,Ga) 2 Se 3 is reacted with Cu+Se to produce Cu(In,Ga)Se 2 plus Cu 2-x Se as a secondary phase, followed by the addition of In+Ga+Se to adjust the composition to slightly Cu-poor.
Our approach is to interrupt the film growth at predetermined points along the film growth pathway. The thin-film samples from which the devices were made are labeled a through d and are indicated in Figure 1 . Sample a is Cu-rich and sample d is In(Ga)-rich. Thin-film samples ad were treated by NaCN for about 5 min to remove the Cu 2-x Se secondary phase where needed. Devices were made from these NaCN-treated thin-film samples. CdS was deposited by CBD and ZnO, and the front contacts were deposited by sputtering. Other devices were made from the untreated In(Ga)-rich thin-film sample (which will be referred to as d'). 
RESULTS AND DISCUSSION
(I) Low Ga Samples
The electronic properties of ZnO/CdS/Cu x In 1-y Ga y Se 2 (CIGS)/Mo/SLG polycrystalline thinfilm solar cells made from samples a through d (where the film transitions from Cu-rich to In(Ga)-rich) were investigated by DLTS and C-V measurements. For DLTS measurements, carriers are introduced using a bias pulse, changing the electron occupation of a trap. The junction capacitance increases as the electron occupation of the trap increases [6] . In this study, we used the DLTS technique to measure the activation energy (which is approximately the energy distance from the respective band to the trap level) and the trap concentration. The DLTS spectra were measured with a reverse voltage V=-0.4 V, trap-filling pulses of amplitude 0.5 V, and a saturation pulse width of 1 ms. Figure 2a shows the DLTS data for low-Ga (i.e. Ga/(In+Ga)=~30%) samples a-d'. For sample a, the signal shows a negative peak (at T=~120 K), identifying the shallow defect A 1 as a hole trap with activation energy of 0.12 eV from the valence band. Also, it shows a beginning of a positive peak (at T ≅ 300 K ), identifying a defect D 1 as a deeper electron trap. For sample b, the signal shows a negative peak (at T ≅ 210 K ), identifying a defect A 2 as a hole trap with activation energy of 0.28 eV from the valence band. Figure 1 ).
(II) High Ga Samples
Now, consider the high-Ga (i.e., Ga / (In + Ga) ≈ 0.6) samples a-d'. Figures 4 (a) and (b) show the DLTS data and Arrhenius plots for these samples, whereas figure 4(c) shows the C-V data. Some of the traps were seen using a rate window of 20 ms, however to see the other traps, shorter rate windows were used; thus, two DLTS plots are shown in figure 4 (a) . All the DLTS peaks for these samples are negative, and therefore belong to majority (or hole) traps. Traps Ga case. The carrier concentration is the highest for sample a and decreases as the film becomes more In(Ga)-rich. This is true for low-and high-Ga cases.
(III) CIS and CGS Samples
We also fabricated CIS-and CGS-based devices and analyzed them using DLTS and C-V. The CIS-based device has a new world-record efficiency of 14.5% [7] . In this device, device, which has an efficiency of about 8%, a hole trap with activation energy of 0.22 eV from the valence band was detected. Figure 5 shows the relative defect density for CGS, and low-and high-Ga devices for the different defect states shown in figures 2 and 4 above. The defect density is the highest for sample a and decreases as the film becomes more In(Ga)-rich.
Conclusions
(1) For low-Ga devices, both acceptor-like traps dominate in samples where CIGS grains do not go through the Cu-rich to In(Ga)-rich transition, whereas donor-like traps dominate in In(Ga)- 
rich samples. Therefore, we see a clear transformation of defects from acceptor-like to donor-like traps. The activation energies of these traps range from 0.12 to 0.63 eV. We also observed that NaCN treatment eliminates a deep minority trap in the In(Ga)-rich devices. Ga devices, only majority-carrier traps were detected. These traps again range from shallow to deep. (3) The carrier concentration and the density of point defects decrease as the CIGS becomes more In(Ga)-rich.
